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Abstract 
The purpose of this thesis is to develop an FPGA Modular Based Implementation 
of a Grayscale Morphological Camera for Real-t ime Applications. A key application 
is the development of an intelligent camera that satisfies the real-world constraints 
associated with autonomous vehicles: real- t ime performance, low power operation , 
and limi tations on weight and size. 
This intelligent camera consists of an image sensor and a programmable logic 
device called an FPGA (Field Programmable Gat e Array) that serves as a reconfig-
urable hardware preprocessor. This preprocessing can fil ter out information that may 
be regarded as less relevant, while preserving the important structural properties of 
an image. Processing functions on the preprocessor include histogram generat ion, 
edge detection and mathematical morphological operators. Alt hough comput at ion-
ally expensive, mathematical morphological operators are a class of powerful image 
processing tools for applications such as detecting small t argets in cluttered environ-
ments, as might be required by an intelligent camera . 
FPGA devices have a significant advantage over serial CP Us and DSPs due to 
their extremely high throughput rate and ability to exploit parallelism. T his research 
aims to make use of these advantages with t he development of a modular-based ap-
proach to implement grayscale morphology. Since t he process of capturing the image 
is independent of the image processing, this modular approach has the flexibility and 
scalability of design to allow for non-fixed algorithms that utilize morphological op-
erators with weighted structuring elements of variable size and shape. This is an 
important first step in the development of an intelligent camera . 
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Chapter 1 
Introduction 
From the discovery of the RMS Titanic in 1986 to t he recent volcanic erupt ion in 
Iceland and t he current containment operations undertaken by Brit ish Petroleum in 
the Gulf of Mexico, autonomous and remotely piloted vehicles have had revolut ion-
ary roles in making technological history over the last 25 years. These unmanned 
vehicles , that include autonomous underwater (AUV), surface (USV), aerial (UAV) 
and ground vehicles (AGV), are based on the same fundamental core technologies as 
all contemporary mechatronic systems; i.e. sensors and actuators, system dynamics, 
modeling, controls, analog and digital electronics, embedded systems, interface elec-
tronics and real-time programming. As t he capabilit ies of unmanned vehicles cont inue 
to develop, t here will be an ever increasing need to develop advanced mechatronic 
systems that provide increased vehicle autonomy and reliability. In t his context, the 
long-t erm objective of this research is the development of an intelligent camera for 
autonomous vehicles with an emphasis on design to satisfy the real-world const raints. 
These constraints include achieving real-time performance given the limited process-
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ing resources available on a mobile platform as well as low power operation, weight 
and size limitations, high reliability, and environmental considerations . The inno-
vation lies in applying the mechatronics design approach in order to achieve a high 
level of system integration (including sensing, acquisition and processing functions), 
as well as to provide an unprecedented level of intelligence within the sensor platform 
(ability to process data and make high level decisions locally) and versatility (core 
technologies are applicable to air, water, and land vehicles). 
As high computational requirements are t he nature of computer vision and image 
processing applications, real-time performance is not a trivial accomplishment. Real-
time performance refers to operating within the data rate of the camera. It is even 
more d ifficult when the nature of a specific application limits t he size of the computing 
system, or the amount of power that can be consumed . 
The proposed image processing functions implemented on the programmable logic 
devices are not computationally intensive algorithms, meaning that algorit hms suit-
able for FPGA implementation do not have high data dependencies or have a huge 
resource requirement for addition and subtraction [5]. 
Preprocessing algorithms can significantly reduce the amount of data to be pro-
cessed and may therefore filter out information that may be regarded as less rele-
vant, while preserving the important structural properties of an image. Moreover, 
the subsequent task of interpreting the information content in the original image may 
therefore be substantially simplified . These image processing functions on the prepro-
cessor could also include low-level image segmentation and thresholding, histogram 
generation , edge detection and mathematical morphological operators. In order to 
achieve real-time performance, one of the objectives of the proposed project is the 
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hardware implementation of basic morphological operators in t he FPGA. 
Mathemat ical morphological operators are a class of powerful image processing 
tools for applications such as det ecting small targets in cluttered environments, as 
m ight be required by an intelligent camera deployed on an autonomous vehicle. T hese 
operators have been selected for this research since the operations are well suited for 
FPGA implementation. The majority of the computation involves cycling t hrough 
large amounts of pixel data and performing simple operations such as comparison, 
finding the minimum and maximum from a subset of data, and performing a relat ively 
low volume of addit ion and subtraction operations. Mathematical morphological 
operators are also suitable for the fact that many operations can be combined to 
form other morphological operators, allowing t he overall design to be modular. With 
a hardware modular design , the image processing system is able to take advantage of 
more advanced hardware techniques such as parallelism and pipelining. 
1.1 Field Programmable Gate Array (FPGA) 
Field Programmable Gate Arrays are devices t hat are typically programmed by t he 
system manufacturer and suited for low production, low density designs. In general, 
FPGAs have a significant ly higher production cost over other custom logic devices 
such as an ASIC or Application Specific Integrated Circuit [6]. The structure of an 
FPGA can differ greatly between manufacturers in terms of resources and capability, 
though the basics of how they operate remains the same. This thesis will focus on the 
Cyclone III device family by Altera for a basic descript ion of how an FPGA operates 
and for all implementations and designs. 
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Using a hardware descript ion language (HDL), FPGAs implement user-defined 
functionality by using a fabric of programmable connections between Logic Array 
Blocks (LABs) (Figure 1.1). FPGA also uses phase-locked loops (PLLs) for robust 
clock management , embedded mult ipliers, and memory blocks that can be configured 
as RAM, first-in first-out (FIFO) buffers, or ROM. 
Each LAB consists of 16 Logic Elements (LEs), a local fabric of programmable 
connections, and carry chains for linking multiple LEs together. Each LE contains a 
four-input look-up table (LUT) that can implement any function of four variables as 
well as a programmable register that can be configured for D, T , JK, or SR flipflop 
operation [7]. This capability of linking multiple LEs and LABs together and program 
t hem into different configurations allows t he user to create large and more complex 
combinational functions and sequent ial logic. 
' ' ·~- .... 
Logic 
Blocks 
1/0 Blocks 
Figure 1. 1: Internal Structure of an FPGA 
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This fabric of programmable interconnections can also interconnect to a matrix 
of input /output (I/ 0 ) pins. These I/ 0 pin connect the user 's design on the FPGA 
to any external devices present on the printed circuit board. See Alteras Cyclone III 
Device Handbook [7] for a more detailed descript ion of the Cyclone III device family. 
Figure 1.2 illu trates how a simplifi d FPGA can be configured to implement a 
Full Adder. Realistically, one LAB would be able to implement this simple design; 
though for illu t ration we will show the de ign pread over mult ipl LABs. Here each 
LAB is configured to compute the logic of each logic gate and output the result to 
adjoining blocks through the network of programmable connection . The values to 
be calculated and the corresponding result are accepted through the I/ 0 pads on the 
FPGA. 
~W6=' A B C,n 
so 
A 8 1 
B s, A c out C,n 
B 
Cout 
Figure 1.2: Illustration of a Simpl Logic Configuration within an FPGA 
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1.2 Image Sensor 
A wide range of high-performance line-scan and area-scan image sensors are commer-
cially available at a level of integration that is commonly referred to as camera-on-a-
chip. The two primary competing technologies are CCDs (Charged-Coupled Devices) 
and CMOS (Complementary-Metal-Oxide-Semiconductor) devices. Both types of 
sensors convert light into an electric charge, t hough how the signal is read from the 
chip is handled differently. In a CCD sensor , the light is held in each pixel as a small 
electrical charge and t hen transferred to a limited number of outputs port s. Here 
the charge is to be converted to a voltage, buffered , and read as an analog signal. 
Addit ion circuit ry would be needed to convert the voltage into digital information. In 
a CMOS sensor , each pixel contains t he addit ional circuitry to handle its own charge-
to-voltage conversion. Often the sensor handles it s own digit ization of the voltage 
signal and outputs digital bits of pixel information. [8] . 
Traditionally CCDs have been considered superior in terms of optical performance 
as characterized by the quant um efficiency, dynamic range and noise. By compari-
son, CMOS devices offer lower power consumption and smaller system size through 
the integration of a number of important processing and control functions directly 
onto t he sensor integrated circui t. T hese functions generally include timing logic, 
exposure cont rol, analog-to-digital conversion, electronic shuttering, automatic gain 
control, as well as some simple image processing algorithms. In terms of optical 
performance, recent advances in device architecture and fabrication technology have 
improved t he optical characteristics of CMOS devices to the point where t hey can 
effectively compete wit h CCDs in most applications [9]. 
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Since the physical electronics are not in the scope of t his research, it was decided t o 
use the development board TRDB-D5M 5 megapixel CMOS camera by Terasic. The 
sensor is cont rolled by providing a clock signal within the range of 10Mhz - 70Mhz, 
this causes t he sensor to out put t iming signals to facilitate pixel data capture. Faster 
clock frequencies will introduce greater noise on the image output . The sensor can 
operate in different modes depending on the application, which can be found in t he 
image sensor technical manual [1]. 
T he out put video from t his sensor is divided into frames, which are further divided 
into lines. By defaul t, the sensor produces a frame that is 1,944 rows by 2,592 
columns which is controlled by three out put signals: Frame Valid, Line Valid and 
PIXCLK. Frame Valid and Line Valid indicate the boundaries between frames and 
lines, respectively, while PIXCLK is used as a clock to latch t he output pixel data. 
The operation of latching the output pixels happens on t he posit ive edge of the 
PIXCLK; one 12-bit pixel is out putted on t he DOUT pins. T he pixel is valid only 
when both Frame Valid and Line Valid are asserted. The t iming diagram for the 
image sensor is shown in Figure 1.3. 
PIXCLK~ 
FVAL__n 
LVAL i 
IUL__fl__f1__JU11 : I I 
I I 
' I 
' 
L-JI 1 I I I 
0 [ 110] (/$;/,7$$~ ~~]PI :{f'2f'iJ3)~ 
Vertical Bl<:mk I Honzontal BI<Jnk I Valid Image O<Jt<J 
Figure 1.3: Image Sensor Pixel Output T iming Diagram [1] 
T he raw pixel data t hat comes from t he sensor is a measurement of light intensities 
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of each pixel, which is filtered into a mosaic of specific wavelengths. This mosaic of 
pixels is in the form of a Bayer pattern consisting of four colors: Greenl , Gr-een2, 
Red, Blue. Note that even though the pixels Greenl and GTeen2 have the same color 
filter , they are treated as separate colors by the datapath [1]. In Figure 1.4 shows the 
color arrangement on the Bayer Pattern mosaic. 
...... 
:J 
0 
"0 
m 
Q) 
L... 
~ 
0 
L... 
G1 
B 
G1 
B 
G1 
B 
column readout direction 
/ 
R G1 R G1 R G1 R 
G2 B G2 B G2 B G2 
R G1 R G1 R G1 R 
G2 B G2 B G2 B G2 
R G1 R G1 R G1 R 
G2 B G2 B G2 B G2 
G1 
B 
G1 
B 
G1 
B 
black pixels 
/ v 
F1rst Clear 
Pixel 
F igure 1.4: RGB Arrangement for the Raw Pixel Data from the Sensor [1] 
T he process of reconstructing t he full color image from the incomplete color sam-
ples output from an image sensor is called demosaicing. The process starts by clocking 
the lines of pixels through a shift register , allowing the process to calculate the re-
sult of the demosaicing based on the current line being clocked and t he previous line 
stored in the shift register. Nearest-neighbor interpolation is applied to determine the 
red , blue values of each pixel, and linear interpolation is used to generate the green 
value. The red , blue values are simply read from the values of the neighboring pixels 
and the green value is determined by taking the average of the two nearest green 
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pixels. The result being that RGB values for each pixel is det ermined by reading 
the value of t he pixel in t he same locat ion and t hree neighboring pixels. This is t he 
simplest method of interpolat ion t o implement but is not opt imal in terms of out put 
image quality. 
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Chapter 2 
Image Processing 
2.1 Grayscale Image Morphology 
Grayscale morphology operators are a set of fundamental techniques for analyzing 
geometrical structures within images. They are often used in industrial processes 
to perform narrowly defined t asks such as reading serial numbers, counting objects 
on a conveyor, or searching for surface defect s [10]. Morphology also offers many 
solut ions to image processing problems such as target recognit ion [11 J, finger print 
recognit ion [12], and license plate localization [13]. 
Alt hough t hese algorithms are not mathematically intensive, t hey do involve it-
erating t hrough large matrix structures, which can be extremely t ime-consuming in 
software implementations. However , these structures can be relatively easy to syn-
thesize in hardware, providing real-time processing wit h a reduced execut ion t ime. 
In t his case, real-time is defined as processing performed at the frame rate of the 
camera. 
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This chapter will give an introduction to image grayscale morphology, by dis-
cussing each operator in terms of its foundation in mat hematical morphology, t hen 
continuing with an example to illust rate the operations being carried out in hardware, 
which will be covered in more detail in Chapter 4. The chapter progresses from simple 
to more complex morphological operators composed of ot her operators. For example, 
the operations of Opening and Closing (Section 2.1.2) are composed of Erosion and 
Dilation operations (Section 2.1. 1). 
In morphology we define two data structures: the Structuring Element S and the 
Input Image I . S is a matrix that defines t he shape and range of a neighborhood of 
pixels from a defined set point within its structure (Figure 2. 1). Scan be any arbitrary 
shape and is typically smaller t han the image being processed . S (m,n ) denotes a single 
element on the coordinate system of the structuring element. I defines the intensity 
value of each pixel in the input image. I (i, j ) denotes a single pixel on t he image 
coordinate system. 
(0,1) 
(a) 1 *5 Structuring Element 
(-1,0) 
(0,0) 
(1,0) 
(b ) 5*1 Structu ring Element 
(-2,-2) (-2,-1) (-2,0 ) (-2,1) (-2,2) 
(-1,-2) (-1,-1) (-1,0) (-1,1) (-1 ,2) 
(0,-2 ) (0,-1) (0,0 ) (0,1) (0,2) 
(1,-2) (1,-1) (1,0) (1,1) (1,2) 
(2,-2 ) (2,-1) (2,0) (2,1) (2,2) 
(c) 5* 5 Structuri ng Elemen t 
Figure 2. 1: Different Shapes of Structuring Elements with Set Points 
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2.1.1 Erosion & Dilation 
Grayscale Erosion is accomplished by taking t he minimum of a set of differences in 
t he input image expressed as: 
I 8 S = min {I(i - m,j-n) - S(m,n) I (i- m), (j - n) E I} (2. 1) (m,n )ES 
T he structur ing element S is similar to a convolut ion mask, except that in erosion 
the min operation replaces the sums of t he convolut ion and subtraction replaces 
the products. When the structuring element is moved from point-to-point in t he 
input image (I(i,j)) it results in t he minimum int ensity difference between t he I (i,J) 
and its neighboring pixels defined by the structuring element S(m,n) (Figure 2.2). 
ote t hat there is nothing t hat restr icts t he coefficients (gray levels/intensity levels) 
of the structuring elements to be constant (i.e. ((flat ') . Sine erosion with a flat 
structuring element produces the minimum intensity value of the neighboring pixels, 
the result ing image will be darker than the original. However, in many applications 
"non-flat" structuring elements are not necessary. In t he simplest case, we can set 
the coefficients of the structuring element to 0, hence only defining the shape of t he 
element and not its magnitude. In this ca e, grayscale erosion returns the minimum 
value of the input image within a local neighborhood defined by the structuring 
element. 
The final output is an image that has its lower intensity pixels being spread across 
to its neighbors, enhancing the darker parts of t he image. From Figure 2.3 you can 
see how different structuring elements can affect t he outcome of the result ing image. 
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1 1 1 
\ /,) 20 19 13 /11 6 10 5 18 11112 10 
21 36 32 30 36 22 39 20 20 
104 110 111 100 101 116 111 103 103 
116 128 126 124 120 123 125 115 115 
139 136 121 121 134 127 124 135 120 
160 162 155 159 153 154 160 159 154 
152 152 161 165 169 158 161 151 151 
I nput Ima ge Resultin g Image 
F igure 2.2: Example of Morphological Erosion on a Grayscale Image 
Notice that in the case of a 1 *5 structuring element the image is eroded horizontally. 
Likewise with a 5*1 structuring element the image is eroded vertically, but in the case 
of the 5*5 structuring element the image is eroded evenly throughout the image. 
The equation for grayscale di lation (2.2) is similar to that of erosion, except t hat 
it takes t he maximum of a set of sums rather than the minimum of a set of differences. 
I E9 S = max {I(i-m,j - n) + S (m,n) I (i- m), (j- n) E I} (m,n)ES (2.2) 
Hence it has the same complexity as convolut ion, alt hough instead of taking the 
summation of products it takes a maximum of sums [14]. 
Similar to erosion, a fiat structuring element suffices in most applications. If all 
the coefficients are zero, then the result of dilation is equivalent to applying an inten-
sity maximum operator over t he local neighborhood represented by t he structuring 
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element. The final image is similar to t hat of erosion , although instead of t he lower 
intensity pixels, the higher intensity pixels are spread across to its neighbors, enhanc-
ing the lighter parts of the image. The resulting image is brighter than the original, 
and smaller dark details are reduced or eliminated. Likewise from Figure 2.4 you can 
see how different structuring elements can affect the outcome of the resulting image. 
(a) Ori ginal Image (b) Erosion with 5*5 Structuring Element 
(c) Erosion wi th 5*1 Structuring Elemen t (d) Erosion with 1*5 Structuring Element 
Figure 2.3: Effects of Erosion using Different Structuring Elements 
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(a) Original I mage (b) Dilation with 5*5 Structuring Element 
(c) Dilation with 5*1 Structuring Element (d) Dilation with 1*5 Structuring Element 
Figure 2.4: Effects of Dilation using Different St ructuring Elements 
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2.1.2 Opening & Closing 
T he opening and closing morphological operations are the combinat ion of the pr imary 
operations of dilation and erosion , t hough the order of t he operations defines the 
operation being carried out. Hence, t he opening of I with t he structuring element S 
is the erosion of I by S followed by the dilation of the result by S expressed as: 
I o S = (I 8 S) E9 S (2.3) 
The init ial erosion removes the small details, but also darkens t he image. The 
following dilation again increases t he bright ness wit hout replacing t he details removed 
by t he erosion [15]. T his reduces t he amplitude and sharpness of all t he bright peaks 
t hat are narrower than t he diameter or width of t he structuring element. It is usually 
applied to remove small light details, relative to t he structuring element, while leaving 
t he overall gray levels and larger bright features relatively undisturbed. 
Similarly, the closing of I wit h t he structuring element S is a combination of 
t he primary grayscale morphological operations of dilation and erosion, t hough now 
the order of dilation and erosion is reversed . T he closing operation of I with the 
structuring element S is defined as the dilation of I by S followed by the erosion of 
t he result by S, expressed as: 
I • S = (I E9 S) 8 S (2.4) 
In application , the closing operat ion has t he same effect on dark areas of the image 
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as t he opening has on the bright areas; removing small dark details relative to the 
structuring element , while leaving the overall gray levels and larger bright features 
relatively undisturbed. 
(a) (b) (c) 
Figure 2.5: Example of Morphological Opening and Closing. (a) Original Image of 
size 425x448 [2]. (b) Opening of the Original Image. (c) Closing of the Original 
Image. 
Figure 2.5 is an example of how morphological opening can be used on a grayscale 
image. It shows the original X-ray image of a printed circuit board (PCB) (Fig-
ure 2.5a) and the results of opening (Figure 2.5b) and the closing (Figure 2.5c). T he 
opening of the X-ray image is performed using a flat disk structuring element of a 
radius of 3 pixels. Figure 2.5b shows t hat t he bright features that are smaller, relative 
to t he structuring element , have decreased in intensity; to the point that t he smallest 
of t he bright spots have been removed. The opening does not change t he size of any 
feature; it only caps the higher intensit ies values in the grayscale image. By com-
parison, Figure 2.5c shows t he result of a closing with a flat disk struct uring element 
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with a radius of 5 pixels. The larger structuring element is needed wit h larger dark 
features, in order to show a result comparable to opening. It shows that the dark 
features t hat are smaller than the structuring element have decreased in intensity. 
2.1.3 Top-Hat & Bottom-Hat Transform 
The Top-Hat morphological transform of an image, denoted as T , and its inverse the 
Bottom-Hat transform, denoted as B, are defined as: 
T = I - (I o S) (2.5) 
B = (I • S) - I (2.6) 
These transforms derive their names from the structuring element t hat is usually 
used with these transforms, a cylindrical struct uring element with a flat top. 
As shown, t he Top-Hat transform is the difference between t he original image 
and its morphological opening, where as t he Bottom-Hat t ransform is the difference 
between t he original image and its morphological closing. These filters usually re-
sult in the removal of large size features, usually containing clutter, while retaining 
small sized features in high contrast areas, which is useful for enhancing details in 
the presence of shading. The difference between them is that the Top-Hat transform 
finds small light areas that are surrounded by relat ively dark backgrounds, whereas 
the Bottom-Hat transform , finds dark pixel areas surrounded by relat ively light back-
grounds [15]. 
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Figure 2.6 illustrates how the morphological Top-Hat transform can be used to 
assist in the process of segmentation, the process of extracting objects from the back-
ground. Figure 2.6a shows an image of individual grains of rice with non-uniform 
illumination, such that t hresholding this image would result in a loss of some of the 
grains, in either t he darker or lighter areas of the image. Figure 2.6b shows the 
opening of the original image with a flat disk structuring element with a radius of 40 
pixels. This radius is large enough so that none of the objects (i.e. grains of rice) 
would be retained , resulting in the smoothed dark approximation of the background. 
Therefore by subtracting this image from the original image (i.e. performing t he top-
hat transform) , the background becomes more uniform (Figure 2.6c). The result does 
still have variances in illumination in the background, but the differences between the 
light and dark extremes are decreased, such t hat thresholding would retain all the 
objects in the image and result in the correct segmentation. Figure 2.6d illustrates 
this, where the histogram of the original image doesn 't indicate a clear separation 
between the background pixels and the object pixels. Whereas the histogram of 
the Top-Hat transform (Figure 2.6e) demonstrates a bimodal distribut ion , with the 
modes separating t he background pixels from the object pixels. Thresholding at the 
local minimum would result in a clear segmentation of the objects. By comparison, 
Figure 2. 7 shows an image of a running cheetah, the results of a closing operation by 
a flat disk structuring element with a radius of 7 pixels (Figure 2.7b), and the result 
of a bottom-hat transform (Figure 2.7c). It shows that t he effect of the bottom-hat 
transform is to segment the black spots on t he cheetah fur. 
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(a) (b) (c) 
(d) (e) 
Figure 2.6: Example of Morphological Top-Hat Transform . (a) Original Image of 
size 600x600 [2] . (b) Opening of the Original Image. (c) Top-Hat Transform. (d) 
Histogram of the Original Image. (e) Histogram of the Top-Hat Transform 
(a) (b) (c) 
Figure 2. 7: Example of Morphological Bottom-Hat Transform. (a ) Original Image of 
size 600x450 [3] . (b) Closing of the Original Image. (c) Bottom-Hat Transform 
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2.1.4 Edge Detection 
Various gradients are used in image processing to detect edges, the basic principle 
being that larg gradients represent point where there is a rapid light-to-dark (or 
dark-to-light) change [16]. Edge detection or t he detection of meaningful discon-
t inuit ies in gray level is better defined as an area where a boundary between two 
regions has relatively distinct graylevel properties. The edge detection approach that 
is implemented here is typically referred to as the morphological gradient. This mor-
phological edge detection or gradient is defined as the difference of the dilation of I 
by t he structuring element S and the erosion of I by the same structuring element 
S, expressed as: 
EDGE = (I ffi S)- (I e S) (2.7) 
When edge detection is used as a means of segmentation the assumption is that 
the regions in question are sufficiently homogenous so that the transit ion between 
two regions can be determined on the basis of grayscale discontinuit ies alone. When 
t his assumpt ion is not valid , then segmentation techniques such as t hresholding and 
region-oriented segmentation are generally more applicable than edge detection [15]. 
This morphological gradient depends on t he size and shape of t he defined flat 
structuring element . Since t he dilation and erosion by a flat structuring element 
yields maximum and minimum fil ters, respect ively, at each point t he morphological 
gradient resul ts in the difference between the maximum and minimum values over 
t he neighborhood at t he point determined by t he flat structuring element [15]. The 
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generalized structuring element for t he morphological gradient is defined in Figure 2.8. 
0 1 0 
1 1 1 
0 1 0 
Figure 2.8: St ructuring E lement for Edge Detection 
The morphological gradient can also be used in conjunction wit h thresholding 
to perform grayscale edge detection. The histogram of t he gradient image is used 
to det ermine a threshold value whereby t he thresholded gradient is t he edge image. 
As wit h the different ial gradients, t he procedure is problematic owing to t he non-
uniformity of the gradient intensity relative to the edges [15] . 
Figure 2.9 illustrat es a form of edge detection on an image of a medical CT scan. 
Figure 2.9b and Figure 2.9c shows the results of t he dilation and erosion of the 
original wit h the edge detection structural element ment ioned in Figure 2.8. Notice 
the higher intensity pixels are spread across to its neighbors in case of the dilation 
and the lower intensities being spread in the erosion. Taking t he difference of the 
erosion and dilation results in the morphological gradient in Figure 2.9d . 
Detecting discontinuit ies in image processing is important due to t he fact t hat 
many discontinuities correspond to propert ies of dept h , surface orientation , reflectance, 
or illumination. In t he ideal case, applying an edge detector to an image may lead 
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(a) Original Image (b) Dilation 
(c) Erosion (d) Edge Detecti on 
Figure 2.9: Edge Detection [2] 
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to a set of connected curves that indicate the boundaries of objects. Thus, this may 
significantly reduce the amount of data to be processed and may, therefore, filter out 
information that may be regarded as less relevant, while preserving the important 
structural propert ies of an image. Moreover , t he subsequent task of interpreting t he 
information contents in the original image may, t herefore, be substantially simplified. 
However , it is not always possible to obtain an ideal set of edges from a real life 
image of moderate complexity. Edges extracted from non-trivial images are often 
hampered by fragmentation, missing edge segments as well as false edges not corre-
sponding to interesting phenomena in t he image, t hus complicating t he subsequent 
task of interpreting the image data [17]. 
2.2 Other Machine Vision Operations 
2.2.1 Grayscale Image Hist ogram 
Image histograms are a graphical representation of pixel distribut ion as a function of 
tonal variance within an image. They can be used to determine t he overall exposure, 
indicating any detail lost due to blown-out highlights or black-out shadows. 
A histogram i a simple two-dimensional graph. The horizontal axis represents 
t he total range of tones in t he image and the vert ical axis indicates t he number of 
pixels of a certain tone (Figure 2. 10). T he left side of t he horizontal axis represents 
dark areas, shadows and pure black, t he middle represents intermediate tones, and 
the right side represents light areas, bright spot s and pure white. Therefore, an image 
of a dark or dimly lit scene with few light areas would have a histogram with most 
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of its pixels on the left hand side and central region of the graph. Conversely, the 
histogram for a bright image with few dark areas would have most of its pixels on 
the right hand side and central region of t he graph. 
More often, histograms are used to determine an appropriate threshold value, 
where the threshold can be determined graphically between the light and dark dis-
tributions or by using an automatic method such as Otsu 's method [15]. If these 
dist ributions of dark and bright pixels are widely separated , then the image his-
togram is bimodal, with one mode corresponding to the dark pixels and the other to 
the bright pixels. Then the threshold value could be chosen in the valley of the two 
modes. 
X 10' 
4 .5 
3.5 
2.5 
1 .$ 
0 s 
Figure 2.10: Histogram of an Image of Parts 
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Chapter 3 
FPGA Image Processing Systems: 
A Review 
Many researchers have investigated the use of reconfigurable hardware for digital sig-
nal processing. The extremely high throughput rate and ability to exploit parallelism 
give these devices a significant advantage over serial Central Processing Units (CPU) 
and Digital Signal Processors (DSP) for many applications. This research aims to 
make use of these advantages with the development of an FPGA modular-based im-
plementation of grayscale morphological operators for real time applications. This 
is an important first step in the development of an intelligent camera system that 
could be deploy d on autonomou vehicles. In particular , the u e of an FPGA helps 
satisfy real-world constraints associated with autonomous vehicles such as real-time 
operation, low power consumption, and limitations on weight and size . 
Several FPGA implementations of image processing algorithms have been reported 
in the literature [5, 18, 19, 20, 21, 22, 23, 24, 25, 26]; however, t here is no indication 
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of a widespread acceptance of t his technology wit hin the vision community. This 
is probably due to the fact t hat most vision researchers do not have the required 
design expertise with FPGAs [27]. The hardware implementation of advanced image 
processing algorithms is also severely limit ed by the number of logic elements required 
to implement floating-point arithmetic operators. This was clearly demonstrated in 
a recent publication by Bannister et al. [5] that describes the implementat ion of 
a Bayesian image segmentation algorithm on a six million gate FPGA. Bannister 
also concluded that t he complexity of the image processing algorithms should be 
considered ; algorit hms with high data dependencies or a high resource requirement 
for mathematical operations are not suitable for FPGA implementation [5] . 
The majority of implementations of morphological operations in hardware have 
been limited to binary morphology [19, 20, 21 , 22, 23, 24, 25]. These implementations 
are limit ed most ly by the loss of information caused by thresholding t he image from 
grayscale and are relatively simple compared to grayscale morphology; only requiring 
in the case of erosion a mathematical AND operation and a mat hematical OR for 
di lation. 
Ot her FPGA grayscale morphology implementations have been found in the lit-
erature [28, 29, 30], though many focus on different aspects of image processing and 
some without a clear indication of how the design has been synthesized into an FPGA. 
Deforges et al. [28] present an alternative approach to grayscale morphology by re-
cursive decomposit ion of the structuring element. Pamula [30] presents a proposed 
hardware architecture for erosion and dilation as well as convolut ion and feature 
detection. Even t hough t he design is similar to the one proposed, without a clear 
synt hesizing of t he design for FPGA, t he comparison and validity of design for real 
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world application is difficult to determine. Many of the architectures found in the lit-
erature are limited to fixed structural elements [18] and operational frame rates that 
are not present in t he modular based approach proposed in t his re earch. Since the 
process of capturing the image is independent of the image processing this modular 
approach has t he flexibility and scalability of design to allow for non-fixed, non-linear 
image processing algorithms with weighted structuring elements of variable size and 
shape. 
Shyang-Lih Chang et a!. [18] have developed a simi lar approach to hardware 
grayscale morphology with variable structural elements and have implemented many 
of the same op rators such as erosion/dilation, opening/closing, top-hat transform 
and the morphological gradient (i.e . edge detection). This system performs all mor-
phological operators within one hardware system, an approach similar to an ALU 
(Arithmetic Logic Unit) in which the system is provided data and a command to 
select which operator to perform on the data. In comparison, the proposed modu-
lar approach in this research provides a more scalable design, such that subsequent 
tasks would not duplicate all other operations in hardware. The system in [18] also 
proposes to handle variable structural elements by scaling an internal shift register 
without weights, with each register multiplexed to select which elements are to be 
used in the operation. This allows the system to define the shape and size of the 
structural element , but without the ability to specify the weight of each structuring 
elements, thereby limit ing its application. 
Another FPGA real-time camera system that is similar to the proposed grayscale 
morphological camera system has been developed by Price et a!. [24]. Price's re-
search demonstrates the value of such a system and indicates future application of 
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the proposed camera architecture outside the scope of image morphology. Price et a l. 
incorporat es Altera's Cyclone FPGA with a low resolut ion CMOS camera to provide 
object detection for Unmanned Aerial Vehicles (UAV). The syst em detects cars and 
other land vehicles by performing a series of image processing operat ions, such as ero-
sion , dilation , t hresholding, and edge detection on a video stream wit hout buffering 
the image into memory. This limits t he system in the sense that it cannot exploit 
pipelining; hence it can only operate on one frame at a time, t hough parallelism is 
still implemented . This system detects object s independent of hue and lighting con-
ditions, but det ermines points of interest partly based on t he size of the object, which 
may limit its robustness in real-world applications. 
Few systems implement image processing in FPGA hardware alone. Instead , t hey 
eit her use t he FPGA as a datapath to a DSP [31, 32] or use a combination of both , 
where the FPGA is used for preprocessing and highly repetitive tasks, while the DSP 
is considered a low-cost solut ion for computationally int ensive tasks [33, 26] . Another 
approach is given by Client i et al. [32] t hat uses a Syst em on Chip (SoC) design for 
image processing. SoC is a series of pipelined processors with a reconfigurable dat-
apath similar to an FP GA. Each parallel processor computes morphological erosion, 
dilat ion, and gradient with a structuring element of 3x3. An ALU manages the results 
from t he processors and computes basic mathematical operations. Thus, the range 
of morphological operators is limited and the structuring elements are fixed in size. 
Many implementations rely on an external general computer to provide still im-
ages [18, 19, 21, 22, 23, 25, 31]. Ramirez-Cortes et al. [29] go as far as developing 
a work station for students through Matlab 's graphical user interface. A student is 
able to perform comparisons between the results obtained from the Matlab's image 
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processing toolbox and the results from an FPGA-based real-t ime implementat ion. 
However , the ability to process still images from a computer only is a severe limitation , 
part icularly if t he object is to develop a camera that could event ually be deployed 
on an autonomous vehicle. A basic requirement for such a system is the abi lity to 
t ake image data from an active image sensor in real time (i.e. at the frame rate of 
t he camera) instead of still images provided by a general computer. This proposed 
method of image collection would clearly increase the frame rate of the system and 
operation resources, without introducing communication delay between the system 
and the general computer. 
In summary, other implementations of morphological operators on FPGAs are 
limited by a variety of factors. For example, some systems: 
• are restricted to binary morphology, while few have taken on t he challenges of 
implement ing grayscale morphology. 
• have not implemented a system wit h variable structuring elements and are re-
stricted to flat, fixed-sized/ shape grayscale operators. 
• rely on general computers to provide still images to the FPGA architecture. 
• rely on both an FPGA and a DSP for the image processing design. 
• do not buffer t he image and t herefore cannot process more than one frame at a 
t ime. 
• have a fixed image processing algorithm without t he flexibility of a modular 
based approach. 
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• the scalability of some designs requires the duplication of additional operation 
not required for the image processing algorithm, thereby taking up additional 
resources in the FPGA. This duplication would be minimized in a modular 
based approach. 
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Chapter 4 
Hardware Architecture 
4.1 General System Overview 
This chapter will explain the hardware architecture implemented on the FPGA. Fig-
ure 4.1 shows a basic system for simply capturing an image and displaying it through 
the VGA module. The following sections will explain the functionality of each module 
and continue adding various types of image processing modules to t his basic system. 
For simplicity, the common clock, power, and the reset lines are not shown. 
The DEO development board from Terasic was used for the implementation of the 
camera system. It contains Altera's Cyclone III FPGA with 15,408 logic elements, 
560 Kbits of RAM, and 4 phase-lock-loops for clock generation as well as 8-Mbyte of 
external SRAM, VGA connector, 40-pin header that is designed to accept a standard 
40-pin IDE ribbon cable. It is also compatible with Altera's Quartus II software 
t hrough the integrated USE-blaster interface circuit for on-board programming and 
power. 
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The DEO development board wa ideal for implementation ince it removed design 
and fabrication time required for a cu tom printed circuit board (P CB). The develop-
ment board al o came with a number of daughter boards that connect to one of the 
40-pin h ader on the DEO which included Terasic·s TRDB_D5!1/I 5 1ega Pixel Dig-
ital Camera P ackage that was used for the project. This camera offers a high quality 
video t ream at 15 frames per second at full resolution (2,592 x 1944 pixel. ) up to 70 
frames per second at VGA standard resolution (640 x 480 pix ls) with support for 
exposure t im cont rol for changing light ·ondi t ions. 
ceo C•ptute 
-
VGA_ Contro•~r 
tOATA{11 OJ oRed(1 1 OJ 
-
oGreen{11 OJ 
-
tRed(3 OJ oVG• _R[3 0[ 
tFVAL o81ue{11 OJ 
-
rGreen)3 OJ oVGA_G[3 OJ 
tlVAl oGrayf11 OJ t81ue(3 OJ oVGA_B(3 OJ 
oVGA_HS 
tSTART rX_Cont(9 OJ oVGA_VS 
II 
oReady rY_Cont(9 0] 
- tWnte 
rX_ Cont{9 OJ 
mst3 
•Y_Contf9 0] 
tnst 
frameController 
'---- oStart_frame 
tCamReady 
oX_Cont{9 OJ 
oY_Cont{9 OJ 
Figure 4.1 : Basic System Overview 
4.1.1 Camera Controller 
T he first tage in the process is to captur the raw pixel data from th image sensor. 
This is accomplished by t he camera cont roller module that accep ts the image data 
as well as the a ociated timing signals oming from t he sen or. T he camera module 
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Figure 4.2: Terasic's DEO FPGA Development Board with Camera 
also contains a memory buffer to store the pixel data coming from the sensor. 
The image sensor is simply controlled by providing it a clock signal. The output 
images are divided into frames, which are further divided into lines. The Frame Valid 
and Line Valid signals indicate the boundaries between frames and lines, respectively. 
The output PIX CLK is used as a clock t o latch t he data. One 12-bit pixel is output 
on the DO UT pins on every posit ive edge of the PIXCLK. When both Frame Valid 
and Line Valid are asserted, the pixel is valid. While the clock signal is active, t he 
sensor will continuously capture images and present each pixel on the positive edge of 
PIX CLK. The process of demosaicing st arts by clocking a line of pixels and storing 
the values in a shift register which allows calculation of the red , green, and blue 
values for each pixel result based on two pixel lines at once. See Section 1.2 for a 
more detailed description of the image sensor 's operation 
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Figure 4.3 shows the timing for t he camera controller to accept t he capt ured pixels 
from t he sensor. The camera controller is init iat ed by a pulse on t he iS tart input 
signal which is latched into the register mStart. While mStart is high , the controller 
monitors the Frame Valid signal in order to synchronize the cont roller with t he next 
available frame. Once the image frame is synchronized , the output signal oReady is 
driven low, indicating to the rest of the system t hat t he camera module is currently 
busy. While both Fram e Valid and Line Valid are asserted, t he camera module will 
continue to latch each pixel and store it in its internal memory. 
Since we are dealing with grayscale morphology, t he color information is not 
needed. Note that the color information is still calculated and output from the camera 
module, but t he lines are not used in t his research. To convert the color information to 
a grayscale, certain percentages of the red , green , and blue values of t he neighboring 
pixels are added together. T he result is a representation of its luminance or luma, a 
value t hat is stored into the camera module's buffer memory. In our implementation , 
the conversion is based on the ITU-R BT. 601 st andard, which defines luma (Y') as 
Y' = 0.299 R' + 0.587 G' + 0.114 B', where ' denotes gamma compression. Modern 
HDTV systems use t he Rec. 709 standard which uses the formula Y ' = 0. 2126 R' + 
0. 7152 G' + 0.0722 B'. 
T he purpose of t his buffer memory is to abstract t he camera module from the rest 
of t he system. This simplifies image processing by abstracting t he process of capturing 
and storing each image frame from t he image sensor ; allowing t he image processing 
modules to focus on reading the image pixel data through the oGray port. This 
provides the pixel dat a at t he location addressed by t he pixel's X and Y coordinates 
within the image, iX_Cont and iY_Cont. In other words, the processes of t iming, 
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pixel addressing, and start and ending of each frame is abstracted from the image 
processing modules in order to focus on t he module's image processing algorit hm as 
well as create a system design that is more flexible and robust . 
Frame_ Valid ] X A I I I 
Line_Valid 
1111111111111 1 1 111 1 11 1 
iS tart 
mStart 
oReady 
iData Data 
Figure 4.3: Camera Controller Timing Diagram 
4.1.2 VGA Controller 
The final stage in the basic camera is to output the result ing image of the morpho-
logical operations. This is done t hrough the VGA controller module that implements 
t he standard VGA format, with a resolution of 640 columns by 480 rows of pixels. 
The VG A monitor is controlled by three analog signals that represent three color 
components: red, green, and blue (RGB) . There are also two digital control signals: 
horizontal synchronization (HS) and vertical synchronization (VS). HS and VS are 
used to control the scan rate of each row and column displayed on the screen. HS 
determines the time it takes to scan a row, while the VS signal determines the t ime 
it takes to scan the entire screen. Manipulating the two synchronization signals and 
the RGB input produces the image. 
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The image is generated row by row from the top left corner of t he screen to the 
bottom right of t he screen. With each row there is precise timing, called the horizontal 
blanking interval (Figure 4.4) , which has to be followed in order for t he image to be 
displayed properly. To effectively operate the monitor at a resolution of 640x480, the 
synchronization cont rol signals must run on a 25.1 75 MHz clock. At t his frequency, 
each t ime interval is a mult iple of this clock given in cycles. For higher resolutions a 
higher clock frequency must be used. 
At the start of t he process, both synchronization signals are driven high , which 
represents an inactive state, then HS goes low for 3. 77 f-LS ( 95 cycles) called the 
sync pulse. This is t he t ime needed for the monitor to reset the scan back t o the 
beginning of the row. Following t his, a 1. 79 f-LS ( 45 cycles) high on HS, called the 
back porch, which allows time for t he scan to start moving to t he left again once it 
is at t he beginning of t he row. At t his point, t he RGB information can begin to be 
t ransmitted on the respective signal for each colour channel, one pixel at a time for 
25 .42 f-LS (640 cycles) . Finally, once all t he RGB pixels are clocked out , the line is 
driven low and the row is complete when HS remains high for an addit ional 0. 79 f-LS 
( 20 cycles), called the f ront porch. This allows time for t he scan to start moving to 
the right to begin the next row. The ent ire row requires 31. 77 f-LS ( 800 cycles). 
T he t iming intervals for the VS are ident ical to that of t he HS other than the base 
clock frequency which uses HS for its t iming information. It starts with VS being 
driven low for 64 f-LS (2 cycles) t o reset the scan to t he top left corner of the screen , 
then t he back porch drives VS high for 1017 f-LS (32 cycles). At this point, VS is kept 
high for 15253 f-LS (480 cycles), enough t ime for each row to be clocked out. Once 
this is complete, the front porch keeps VS high for an additional 445 f-LS (14 cycles). 
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The ent ire screen requires 16784 f.1S (528 cycles) . A summary of all timing intervals 
is out lined in Table 4. 1. 
Table 4.1: HS and VS t iming requirements 
Horizontal (25.1 75 Mhz) Vert ical (31.77 f.1S) 
T ime (f.ls) Cycles Time (f.ls) Cycles 
Sync P ulse Length 3.77 95 64 2 
Back Porch 1.79 45 1,017 32 
Act ive Pixels 25.42 640 15,253 480 
Front Porch 0.79 20 445 14 
Total I 31.77 800 16,779 528 
RGB 
___ .JI_._ I~II~IIJolUJ.LI---'--1 ~II ~11 _.-1 _ _ _ 
Horizontal Sync l.___ _ __, 
.... 3.77 ~s --- 1.79 ~s -+<---- 25.42 ~s - - - --+-0.79 ~s-+ 
95 cycles 45 cycles 640 cycles 20 cycles 
-------- 31 .77 ~s --------+ 
800 cycles 
RGB ___ .JI_._ I~II~IIJ1L1tU·~I .:..__o_l l '__'_ll_;l __ ---
Ve rtical Sync lL------1 
+- 64 ~s -++-1017~s-+<-- - 15253~s ----.+- 445~-+ 
2 cycles 32 cycles 480 cycles 14 cycles 
- - ------ 16784~5 ------ --+ 
528 cycles 
F igure 4.4: VGA Cont roller Horizontal and Vert ical Synchronizat ion Signal Timing 
Diagram [4] 
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The VGA module has been designed as an independent process from t he rest of 
the system with two clock domains. This increases the efficiency of the dataflow and 
separates the read/write operations, which allows for the abstraction of the VGA 
t iming process when designing t he image processing hardware. A two-port RAM 
module that holds t he captured image separates the two clock domains. Each port 
of the RAM accepts an independent clock: a read and a write clock. The write clock 
is set to t he base clock of the image processing system, while the read clock is set 
to a 25 .175 Mhz clock necessary to eff ctively operate t he monitor at a resolution of 
640x480. 
Write operations are carried out by externally manipulating the input data and 
the control signals 'iX _Cant, i Y_ Cant, and i Write. Each pixel is clocked into memory 
by first driving t he memory's write enable high through the i Write input port on the 
VGA module. Then the value is latched into memory by providing t he pixel value on 
the data lines and it X and Y location within the image on t he po itive edge of the 
clock. The image is indexed as a linear array within the memory by using iX_Cant 
and i Y_Cant as inputs. 
The read operation uses two processes, which generate t he HS and VS signals as 
well as increment two internal counters, H_Cant and V_Cant. These counters are used 
to address the read port on the internal RAM directly as well as keep t iming for the 
HS and VS pulses. H_Cant and V_Cant are use to count the number of cycles that 
have passed for the HS and VS t iming. H_Cant is incremented with the system clock 
and is reset back to zero when it has reached the total number of horizontal cycles 
in one row (i. e. 800 cycles). This is u ed for the timing interval when the HS signal 
must remain low to signal the horizontal sync pulse (95 cycles) . In other words, HS 
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will remain low when H_Cont is less than 95. Once H_Cont reaches the sum of t he 
sync pulse and the back porch, the pixel data can then be sent to t he VGA hardware. 
The t iming for t he front porch interval is implicit . Operations for the VS are ident ical 
to that of HS, only t hat V_Cont is incremented only on the posit ive edge of t he HS 
signal , indicating the start of each row. 
4.1.3 Frame Controller 
The frame controller coordinates t iming for the whole system. It receives a ready 
signal from the camera module indicating t hat it has completed t he previous frame 
and that t he current frame is available. It is also responsible for initializing the start 
of the next frame and coordinates t he pixel addressing for reading the current frame. 
The frame controller facilitates the synchronization of each frame between the 
camera and the rest of the system. It handles two control signals: the oReady signal 
from the camera t hat indicates that the camera is current ly busy and executes an 
oStart_fmme command to start capturing the next available frame. The frame con-
troller also handles two counters, oX _Cont and o Y _Cont, used for a memory address 
to the pixel 's data wit hin the camera module. 
This controller module is abstracted from the system to simplify image processing 
and image capture. With this abstraction the camera module design is simplified to 
focus on capt uring and storing each image frame from the image sensor as well as 
outputting any pixel that the system wishes to read from the current frame. T his 
controller also simplifies image processing design, allowing each image processing 
operation to be modular and independent for t he overall system mechanics. In other 
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words, the processes of t iming, pixel addressing, and start and ending of each frame is 
abstracted from the image processing modules in order to focus the module's design 
on the image processing algorithm and make t he system's design more flexible and 
robust. 
4.1.4 RS-485 Serial Interface 
The RS-485 serial communication interface is responsible for t ransmitting the raw 
pixel data to the PC. This part of the project is not technically necessary for the in-
tended applications of t his camera, where the main goal is to analyze the video frames 
on board t he camera and then out put the appropriate control signals. However , for 
debugging and demonstration purposes, a picture is transferred to a general-purpose 
computer through an RS-485 connection, where it is displayed and stored as a com-
mon bitmap file. T his is accomplished by building a RS-232 to RS-485 converter 
(Figure 4.5). The RS-232 and RS-485 communication protocols are the standards 
that have been developed by the Electronics Industry Association (EIA) to ensure 
reliable communication, wit h relatively low induced noise, differential ground poten-
tials, t ransmitter / receiver impedance mismatches, and excellent biasing of the idle 
communication states. 
The RS-232 standard permits single-ended data transmission at a relatively low 
data rate, 200 kbit / s at short distances of 50 feet. Despite these shortcomings ( es-
pecially compared to t he USB protocol) the RS-232 communication is still widely 
used in industry for its simplicity and ease of use. The conversion to RS-485 allows 
for a multi-point communication network, which in turn allows mult iple drivers and 
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receivers to connect on a signal bus, where any node can transmit or receive data. 
The start of the communication system is the signal of an RS-232 data t ransmis-
sion . This transmission between the master and slave device is asynchronous, which 
implies t hat there is no clock signal being transmitted with t he data. The bytes 
are instead framed with start and stop bits being padded to the beginning and end 
of each byte. Communication t hrough the RS-485 serial interface st arts with the 
writeEn input set to high. Bytes are then clocked into the interface through the Data 
input line. Internally, the bytes are stored on the 4096 byte First-In-First-Out queue 
(FIFO). This FIFO operates with two different clock domains, meaning that the clock 
frequencies for read and write are different. This makes sending information through 
the serial communication extremely easy, since writing to the FIFO can happen at 
the frequency of the image processing clock, while reading happens as fast as the 
serial communication can handle. The user only has to ensure that the queue never 
overflows otherwise data may be lost. Once the FIFO detects that pixel information 
is stored on the queue, it sets the rdEmpty output to low. T his causes t he data on 
the Ljueuc to be output and sent through the serial bus automatically. This continues 
unt il t he queue is emptied. The output of the FIFO is loaded into a 10-bit shift 
register. With the MSB bit t ied to high and the LSB t ied to low, these act as the 
start and stop bits that frame every byte that is t ransmitted over the serial bus. 
Figure 4.6 shows the expected waveform from the RS-232 signal. While idle, the 
line is in a Mark state ( + 3v to + 15v). A transmission starts with a Start bit referred 
to as a Space ( -3v to - 15v). Then each bit of data is sent down the line with the 
least significant bit being sent first. Then a Stop bit is appended to the signal to 
mark the end of transmission. Another Start bit is then sent if the transmission is 
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Figure 4.5: Design Circuit for t he RS485 Serial Communicat ions Transmitter / Re-
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Figure 4.6: Illustration of a Framed Byte 
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not ended , otherwise the line is returns to idle. The receiver and transmitter are able 
to keep in sync with these Start and Stop bits. Should t he Stop bit be received as a 
Space, t his will cause a framing error to occur. This is common when both sides are 
communicating at different speeds. 
The conversion to RS-485 starts wit h the conversion of the RS-232 signal to TTL 
(Transistor-transistor logic), which is used by almost all d igital devices; t his is done 
with t he MAX232 converter. At this point, it is still a signal-ended t ransmission; to 
convert it to a differential signal, the signal is fed into a Different ial Bus Transmit-
ter/ Receiver (SN75176) . 
To simplify t he communication between t he devices, an auto-enable circuit is used 
to enable t he d ifferential bus transmitter ; this eliminates the need for handshaking 
between the master and slave. Instead the driver is in a constant state of receiving 
until t he device is used for t ransmitting. The transmitting signal is also split into the 
auto-enable circuit causing it to double as a transmitt ing enable signal. Even t hough 
t his will simplify the communication, care must be taken in the protocol to ensure 
t hat two devices are not transmitting at the same moment. 
4.2 Image Processing 
4.2.1 Erosion & Dilation 
Grayscale Erosion is accomplished by taking the mm1mum of a set of differences 
between t he input image and a structuring element. T he structuring element defines 
the neighborhood of pixels around the current pixel, over which these differences are 
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calculated . The erosion operator is performed by finding the minimum among these 
set of values and placing t he minimum in the corresponding output location. The 
erosion is complete when t he structural element has been shifted over every pixel 
in t he original image. Dilation is performed in much the same way, but instead of 
finding the minimum of a set of differences, dilation finds the maximum of a set of 
additions. See Section 2.1.1 for a more detailed description of the erosion and dilation 
morphological operations. 
Performing erosion or dilation, therefore, requires the abi lity to calculate the re-
sult ing pixel based on mult iple pixels that are not addressed sequentially. Figure 4. 7 
illustrates how t his is done. It is a simple example of how a 3x3 structural element 
is moved from point to point in a 10x10 input image. On top of the figure t here are 
two 8-bit shift registers in series, where the pixel data is shifted into the registers 
row by row, and t he gray areas represent internal registers that are not readable. In 
order to read all t he necessary pixels, a series of general-purpose registers are placed 
at t he beginning and end of each shift register. T hese registers act as a parallel shift 
register, allowing a series of pixels to be read simultaneously. The figure shows the 
situation in which the structuring element is centered over t he first pixel in the image, 
as shown in Figure 4.7a. Here , you can see that pixels labeled 1, 2, 11 and 12 can be 
read for the following process. As t he pixel data shift through the shift register, the 
readable registers correspond to the structuring element being placed in every pixel 
in t he row, as shown in t he following example. All the readable pixels are added by 
their respected weights and then fed into a process that determines which pixels to 
use for the comparison based on the input iX_Cont and i y_Cont, which is the X and 
Y location in the input image coordinate system where the structural element mask is 
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Figure 4.7: St ructuring Element (SE) Dataflow (a) SE centered over the first pixel in 
the image (b) SE centered over the second pixel in the image. (c) SE centered over 
the tenth pixel in t he image. (d) SE centered over the elevent h pixel in the image. 
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being placed. For non-square structuring elements, the process can be configured to 
simply ignore the inputs that don 't correspond to a given structuring element shape. 
The final stage is an asynchronous module compare block t hat compares t he value 
of nine binary numbers , that represent t he grayscale value of a set of pixels, and 
outputs the minimum and maximum value of the set. From the internal circuit 
(Figure 4.8), it is apparent that it is made up of a combination of 8-bit comparators 
and 8-bit mult iplexors (Mux) in parallel to accept the nine binary numbers. The 
first stage of the comparison uses four identical sets of a single comparator and two 
muxes. Each comparator accepts two 8-bit binary numbers, labeled A and B , and 
outputs a 1-bit signal indicating if A is greater than B. A high signal indicates that 
this is true and a low signal indicates that this is false. This output signal is then fed 
into the select lines of the two muxes, determining which of the input lines will be 
routed to the output of the mux. On the input lines of the two muxes are t he same 
two binary numbers, A and B, with the order of the numbers being reversed on one 
set of input lines on the mux. This allows the comparator to select the maximum 
and minimum of t he two values coming out of each mux. The result is that at the 
output of the first stage, the nine values are grouped into two sets: a set of possible 
maximum values and a set of possible minimum values. All the following stages are 
sets of a single 8-bit comparator and a single 8-bit mux that compare t he two sets of 
minimum and maximum values independently to find the maximum value of the set 
of possible maximum values and the minimum value of the set of possible minimum 
values. 
At the end of the comparator stage, both t he erosion and dilation images are 
created from placing t he minimum and maximum outputs into the corresponding 
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Figure 4.8: Circuit diagram for Finding t he Minimum and Maximum from a Set of 8-bit Values 
pixel. Increasing the size of the structuring element would simply involve adding 
addit ional shift registers and comparators in series in order to accept more pixels. 
4.2.2 Opening & Closing 
The opening and closing morphological operations are the combination of the pri-
mary gray-scale morphological operations of dilation and erosion, t hough t he order of 
di lat ion and erosion defines the operation being carried out . The opening of an image 
is an erosion operat ion followed by a dilation of the result. Similarly, the closing 
operation has the same form with only the dilation and erosion reversed , being t hat 
the erosion is carried out on t he result of the dilation. See Section 2.1.2 for a more 
detailed description of the erosion and dilation morphological operations. 
Performing opening or closing operations requires twice as many clock cycles as 
other morphological operations, solely due to t he operations requiring the system to 
iterate t hrough the frame twice; though if you use the principles of pipelining, the 
throughput of each consecutive frame would be increased . 
Figure 4.9 shows the opening and closing pipeline system overview. This system 
is derived from the basic image processing system introduced in the beginning of this 
chapter (Section 4.2) . It is composed of a camera and VGA controller as well as two 
image processing modules (erosion and dilat ion) and frame controllers separated by 
a memory buffer . Note that t he det ails of t he memory buffer are not shown in this 
figure. The first image processing module and frame controller operate the same as 
the basic system. The frame controller facilitates the synchronizat ion of each frame 
between the camera and the erosion module. See Section 4.1.3 for a more det ailed 
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description of the frame controller. The erosion module accepts each pixel of the 
frame and performs the erosion on the frame. Before the result is outputted to the 
VGA controller for display, the result is stored in an intermediate memory buffer for 
the next consecut ive dilation operation. 
This second image processing module acts the same as t he first ; it accepts a ready 
signal from the memory buffer indicating that the memory is currently busy and a 
start command from the frame controller indicating the start of t he dilation operation 
on the available frame. At this time, the result is read into the VGA controller memory 
to be displayed on the monitor. 
Since t he image processing modul s are abstracted and have t he same interface, 
performing a closing operation is a simple matter of reversing the order of the two 
image processing blocks. This modular design and the redundant repetition of the 
frame controller increase the system's flexibility and robustnes . Furthermore, t he 
operation increases the efficiency, allowing a consecut ive frame to be captured while 
the pipeline completes t he previous frame's operations . 
4 .2.3 Top-H at & Bottom-Hat Transform 
The Top-Hat transform is the difference between the original image and its morpho-
logical opening, whereas t he Bottom-Hat transform uses t he morphological closing 
operation and the difference is reversed being the difference between the morphologi-
cal closing and the original image. These filters usually result in the removal of large 
size features, usually containing clutter, while retaining small sized features in high 
contrast areas, which is useful for enhancing details in the pres nee of shading. The 
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Figure 4.9: Opening & Closing System Overview 
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difference between them is that the Top-Hat transform finds small light areas that are 
surrounded by relatively dark backgrounds, whereas the Bottom-Hat transform finds 
dark pixel areas surrounded by relatively light backgrounds [15]. See Section 2.1.3 for 
a. more detailed descript ion of the Top-Hat and Bottom-Hat morphological operations. 
In terms of processing hardware, this transform is a modification of the morpho-
logical operations of opening and closing, with the difference being the original image 
must be preserved and carried throughout the process. This is done by introducing 
a set of buffer memory outside the process, as shown in Figure 4.10. To preserve the 
pipelining aspect of the system, multiple memory buffers could be placed in series, 
though for illustration, only one is shown here. This memory holds the current frame 
until t he result is produced on t he output of the Open/ Close image processing mod-
ule. At this point, as t he pixels are presented , the difference is taken between the 
open/ close result and the corresponding pixel in the original image. This subtraction 
block is a standard FPGA operation with a modification to include the case in which 
t he result falls outside the range of a. 10-bit unsigned binary number. 
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Figure 4.10: Top-Hat & Bottom-Hat System Overview 
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4.2.4 Edge D etection 
Edge detection or the detection of meaningful discont inuit ies in gray level is better 
defined as an area where a boundary between two regions has relat ively distinct gray 
level properties. The operation of edge detection may be one of the most important 
to many image processing algorithms in the sense that applying edge det ection to an 
image may significant ly reduce the amount of data to be processed and may, therefore, 
filter out information that may be regarded as less relevant. See Section 2.1.4 for a 
more detailed descript ion of morphological edge detection. 
Edge detection is implemented by placing both t he erosion and dilation modules 
in parallel with a frame cont roller as presented in Figure 4.11. T he frame cont roller 
manages both blocks, handling both oReady and oStarLfmme signal from the camera 
(See section 4.1.3) . Since both erosion and dilation modules have the same execut ion 
t ime, both results are presented to t he subtraction block in the same clock interval. 
u_~...,.... 
L____ '""~ ··· -oCom"t~ouy 
I 
Figure 4.11: Edge Detection System Overview 
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4.2.5 Histogram 
The histogram module is meant to build a graphical representation of pixel distri-
bution as a function of tonal variance within t he image the camera is capturing 
(Section 2.2 .1) . It consists of a programmable histogram module and three sup-
port controllers: the camera cont roller (Section 4.1.1 ), the VGA output controller 
(Section 4.1.2) and t he frame controller. In this build , t he camera cont roller is left 
unmodified , but there are some modifications to the VGA controller needed in order 
to output a histogram graph to t he monitor , which will be discussed in this section. 
Figure 4.12 illustrates the entire system. 
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Figure 4.12: Histogram System Overview 
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The histogram module is implemented with a finite state machine with internal 
memory. which is used as an array of counters with the number of locations equal to 
the number of grayscale values in the image (i.e. from 0 to 255 for an 8-bit image). 
T herefore, as each pixel is read from the camera, the grayscale value of t he pixel is 
used to address the memory location and increment the current value stored at that 
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address. The result is a count of each grayscale value in the image. 
The frame controller facilitates the synchronization of each frame between the 
camera and the histogram module. It handles two control signals: the oReady signal 
from the camera t hat indicat es that the camera is currently busy and executes an 
oStarLframe command to start capturing t he next available frame. These two signals 
control five implicit states within the histogram module: Idle, Wait, Clear, Build, and 
Display. The frame controller also handles two counters, oX_Cont and o Y_Cont, used 
for a memory address to the pixel's data within the camera module. Figure 4.13 shows 
the signal t iming and state transitions for the syst em. 
The flow of data through the system is dependent upon the histogram's five states. 
On startup, the histogram module enters the Idle state. This stat e ensures t hat 
the camera is not currently capturing the image and that both memory addresses, 
oX_Cont and o Y_Cont, are initialized to zero. Once both conditions are true, the 
frame controller will signal the camera module to start processing t he frame by driving 
oStarLframe to high . At this point , the system enters into t he W ait stat e. T he W ait 
state synchronizes the histogram module to the start of the next frame by polling 
the Frame_ Valid signal until the image sensor drives the signal high to indicat e the 
start of the frame. Once this happens, both oStart_f rame and oR eady are driven 
low in synchronization with capturing the frame. During t he capt ure, t he histogram 
module clears its internal memory in preparation for the frame. This will cont inue 
unt il t he image sensor drives Frame_ Valid low, indicating the end of the frame. At 
this point, oReady will be driven high. This will initiate t he B uild st at e, where the 
histogram module st art s to build the histogram graph into memory by count ing each 
latched data pixel on the iGray (7 .. 0 J bus. At the same t ime, the frame controller 
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will increment oX_ Cant and o Y_Cont to address each pixel in the camera module 
memory. This will continue until oX_ Cant and o Y_Cont have completely addressed 
all the pixels in the image, and oStart_frame is driven high upon completion. With 
the histogram complete, the histogram module will enter the Display state where it 
will generate the histogram. Once the graph is complete, the histogram will return 
to the Wait state in preparation for the next frame. 
For simplicity, the histogram is displayed vertically on the screen. Taking into 
account that the display is generated from top to bottom and from left to right , each 
bar of the histogram can be drawn individually. The VGA module has been modified 
to display a binary image that is 200x256, where each row represents the total range 
of tones in the image and each column indicates the number of pixels of a certain 
tone. While the histogram module is in Display mode, the VGA's internal memory is 
addressed with two counters o VGA_X and o VGA_ Y. As t hese two counters increment , 
the histogram's counter array is addressed with o VGA _ Y. If the value of t he counter 
is less than the current value of o VGA_X, then the module will output white pixels 
to lengthen the bar , otherwise black pixels as background pixels. Figure 4. 14 shows 
the verilog code for the histogram's Dzsplay state. 
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Figure 4.13: Histogram Signal Timing and State Transit ions 
if(iSTART) begin 
end 
if(oVGA_X < coln) begin 
oVGA_X <= oVGA_X + 1 ' d1; 
end 
else begin 
oVGA_X <= 0; 
oVGA_Y <= oVGA Y + 1'd1; 
end 
if(oVGA_Y > rows ) begin 
oVGA_Y <= 0; 
oReady <= 1; 
end 
oVGA_write <= 1; 
if(oVGA_X <= histogramArray[oVGA_Y]) 
oHistogram <= 4'h0 ; 
else 
oHistogram <= 4'hF; 
Figure 4.14: Histogram display code 
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Chapter 5 
Results 
This chapter will present the results of the grayscale morphological operators imple-
mented in this research. Due to the amount of internal memory available on the 
F PGA, all images in t hi · chapter are 100 x 100 pixels in size. Since this does not 
affect t he result of the grayscale operation , t his is not considered an issue for demon-
stration purposes. In order for t he research to have practical applications, it will be 
necessary to implement an external memory cont roller to accommodate larger frame 
sizes in t he future. 
The t ime latency of each frame is dependant on the type of operator being applied 
and is independent of the frame size. For erosion and dilat ion, t he pixels are clocked at 
a rate of one pixel per clock cycle. Therefore the CMOS sensor itself is the bottleneck 
for the overall frame rate when one operation is being performed. This frame rate 
then could be dictated by configuring the CMOS sensor to the desired output that 
is within its capabilities. In cases where there is more than one operator , such as 
the opening and closing, the frame rate is halved due to the additional clock cycles 
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required. ote that the hardware resources needed to implement each operator are 
independent of the frame size. Another consideration is that the size of the structuring 
element is dependant on the resources available. 
5.1 Erosion & Dilation 
This section will demonstrate two implementations of erosion and dilation. For these 
basic operations any image could be used , though specific images were chosen in 
order to illustrate t he use of different structuring elements and how they affect t he 
re ult. Sec section 2. 1.1 for a more detailed description on morphological erosion and 
dilation. 
Figure 5.1a is a image of printed text with the corresponding erosion and dilation of 
t his image using a lx5 structuring element in Figure 5.1 b and Figure 5. l c respectfully. 
Since the structuring element is asymmetrical the operations only affect the image 
in t he vert ical direction. In the case of erosion, t he lower intensity pixels are being 
spread across to th ir neighbors, enhancing the darker parts of the image; resulting in 
the t ext becoming taller and bolder. Dilation is similar to erosion, although instead 
of the lower intensity pixels, t he higher intensity pixels are spread across to their 
neighbors enhancing t he lighter parts of t he image; resulting in t he text becoming 
shorter and thinner. Figure 5.2a is an image of a photograph with t he corresponding 
erosion and dilat ion of t his image using a 5x5 structuring element in Figure 5.2b 
and Figure 5.2c respectfully. T his implementation is simular to t he first , though in 
this case t h effect of the erosion and dilation is in both t he horizontal and vert ical 
directions. 
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Table 5. 1 and Table 5.2 shows the FPGA resources needed to implement both t he 
lx5 and 5x5 structuring elements respectfully. The two implementations only differ 
in t he number of logic elements needed for t he structuring element. The amount of 
internal memory used remains constant due to t he fact that the image is buffered 
only once in both cases. 
(a) (b) 
i A t t<'V It . I 
uu-ly httl 
(c) 
Figure 5.1 : Erosion and Dilation Output from the Grayscale Morphological Cam-
era. (a) Original Image. (b) Erosion of the Original Image using a lx5 Structuring 
Element. (c) Dilation of the Original Image using a lx5 Structuring Element. 
(a) (b) (c) 
Figure 5.2: Erosion and Dilation Output from the Grayscale !lorphological Cam-
era. (a) Original Image. (b) Erosion of the Original Image u ing a 5x5 Structuring 
Element. (c) Dilation of t he Original Image using a 5x5 Structuring Element. 
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Table 5.1: FPGA Resources required for Erosion and Dilation Operators using a 1x5 
St ructuring Element 
Used (Total) Percentage 
Total Logic Elements 2,902 (15,408) 19% 
Total Combinational Functions 2,578 (15,408) 17% 
Total Logic Regist ers 865 (15,408) 6% 
Internal Memory Bits 336,592 (516,096) 65% 
Table 5.2: FPGA Resources required for Erosion and Dilation Operators using a 5x5 
Structuring Element 
Used (Total) Percentage 
Total Logic Elements 3,245 (15,408) 21% 
Total Combinat ional Functions 2,827 (15,408) 18% 
Total Logic Registers 1,129 (15,408) 7% 
Internal Memory Bits 336,592 (516,096) 65% 
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5.2 Opening & Closing 
The opening and closing morphological operations are the combination of dilation 
and erosion , though the order of the operations defines the op ration being carried 
out. See section 2. 1.2 for a more detailed description on morphological opening and 
closing. 
Figure 5.3 shows an example of how morphological op ning can be used on a 
grayscale image. It shows the original X-ray image of a printed circuit board (PCB) 
(Figure 5.3a) and the results of the opening (Figure 5.3b). The opening of the X-ray 
image is performed using a fiat disk structuring element of a radius of 5 pixels. It 
shows that the bright features that are smaller relative to the structuring element have 
decreased in intensity; to where the smallest of the bright spots has been removed. 
The opening does not change t he size of any feature; it only caps the higher intensity 
values in the grayscale image. By comparison, the closing (Figure 5.4b) shows the 
result of a closing with a fiat disk structuring element with a radius of 5 pixels. The 
closing operation has the same effect on dark areas of t he image as the opening has 
on the bright areas; removing small dark details relative to the structuring element , 
while leaving t he overall gray levels and larger bright features relatively undisturbed. 
Table 5.3 shows the FPGA resources required to implement opening and closing 
wit h a 5x5 structuring element. In comparison to erosion and dilation, there is a 
slight increase in the total number of logical elements used . This is only a slight 
increase due to t he minimizing algorithms used by the Quartus II software . 
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(a) (b) 
Figure 5.3 : Opening Output from the Grayscale Morphological Camera. (a) Original 
Image. (b ) Opening of t he Original Image using a 5x5 Structuring Element . 
(a) (b) 
Figure 5.4: Closing Output from t he Grayscale Morphological Camera. (a) Original 
Image. (b) Closing of the Original Image using a 5x5 Structuring Element. 
Table 5.3: FPGA Resources required for Opening and Closing Operators using a 5x5 
Structuring Element 
Used (Total) Percentage 
Total Logic Elements 3, 795 (15 408) 25% 
Total Combinational Functions 3,242 (15,408) 21% 
Total Logic Registers 1,519 (15,408) 10% 
Internal Memory Bits 419,760 (516,096) 81% 
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5.3 Top-Hat & Bottom-Hat Transform 
T he Top-Hat transform is t he difference between the original image and its mor-
phological opening, whereas the Bottom-Hat transform is the difference between the 
original image and its morphological closing. These filters usually result in t he re-
moval of large size features, usually containing clutter, while retaining small sized 
features in high contrast areas. T his is useful for enhancing details in the presence of 
sh ading. T he result of t he Top-Hat transform is that it finds small light areas that are 
surrounded by relat ively dark backgrounds, whereas the Bottom-Hat transform, finds 
dark pixel areas surrounded by relatively light backgrounds [15]. See section 2.1.3 for 
a more detailed description on Top-hat and Bottom-hat transform. 
Figure 5.5 illustrates how the morphological Top-Hat t ransform can be used to 
assist in the process of segmentation using the morphological camera. F igure 5.5a 
shows an image of individual grains of rice with non-uniform illumination and the 
corresponding histogram generated in Matlab (Figure 5.5c). The thresholding of t he 
original image would result in a loss of some of the grains (Figure 5. 5 b). By performing 
the Top-Hat transform on the original image, the background becomes more uniform 
(F igure 5.5d). The result still has variances in illumination in t he background, but the 
d ifferences between t he light and dark extremes are decreased, such that thresholding 
would retain all t he objects in t he image and result in the correct segmentation 
(Figure 5.5e) . The histogram of the Top-Hat transform (Figure 5.5f ) demonstrates 
a clearer difference between the background and foreground pixels. By comparison , 
Figure 5.6a shows an image of a running cheetah with t he result of a bottom-hat 
transform (Figure 5.6b). Note that the result clearly accentuates the black spots on 
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the cheetah fur from the rest of the scene. 
Table 5.4 shows the FPGA resources need to implement the Top-Hat and Bottom-
Hat Transforms with a 5x5 structuring element. In comparison to opening and closing, 
they are nearly identical; this is to be expected since the same operations are being 
used. 
(a) ( b) ( c ) 
11 ""0 "" . '"' . '"' ~0 <0 •OO '"' lW Y.O 
(d) ( e) (f) 
Figure 5.5: Top-Hat Transform Output from the Grayscale Morphological Camera. 
(a) Original Image. (b) Threshold of Original Image. (c) Histogram of Original 
Image. (d) Top-Hat of the Original Image using a 5x5 Structuring Element. (e) 
Threshold of Top-Hat Image. (f) Histogram of Top-Hat Image 
( a ) (b) 
Figure 5.6: Bottom-Hat Transform Output from the Grayscale Morphological Cam-
era. (a) Original Image. (b) Bottom-Hat of the Original Image using a 5x5 Structur-
ing Element. 
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Table 5.4: FPGA Resources required for Top-Hat and Bottom-Hat Transforms using 
a 5x5 Structuring Element 
Used (Total) Percentage 
Total Logic Elements 3,823 (15,408) 25% 
Total Combinational Functions 3,272 (15,408) 21% 
Total Logic Registers 1,507 (15,408) 10% 
Internal Memory Bits 434, 160 (516,096) 84% 
5.4 Edge Detection 
Edge detection or t he detection of meaningful discont inuit ies in gray level is better 
defined as an area where a boundary between two regions has relatively distinct gray 
level properties. 
Figure 5.7a illustrates a form of edge detection on an image of a medical CT scan. 
Taking the difference of t he erosion and dilation results in the morphological gradient 
in F igure 5. 7b. 
Table 5.5 shows the FPGA resources need to implement the morphological gra-
dient on the camera with a 5x5 structuring element . In comparison to erosion and 
dilation, they are nearly identical; this is to be expected since the same operations 
are being used. 
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(a) (b) 
Figure 5.7: Edge Detection Output from the Grayscale Morphological Camera. (a) 
Original Image. (b) Edge Detection of the Original Image using a 3x3 Structuring 
Element. 
Table 5.5: FPGA Resources required for Edge Detection using a 3x3 Structuring 
Element 
Used (Total) Percentage 
Total Logic Elements 3,155 (15,408) 20% 
Total Combinational Functions 2,827 (15,408) 18% 
Total Logic Registers 921 (15,408) 6% 
Internal Memory Bits 334,992 (516,096) 65% 
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5.5 Grayscale Histogram 
Image histograms are a graphical representation of pixel distribut ion as a function of 
tonal variance within an image. They can be used to determine the overall exposure, 
indicating any detail lost due to blown-out highlights or black-out shadows. 
Figure 5.8 illustrates t he implementation of real time histogram generation of an 
image of individual grains of rice (Figure 5.8a) . Figure 5.8b and Figure 5.8c are 
histograms of this image using Matlab and the morphological camera respectfully. 
There are some differences between the t wo histograms due to t he nature of generating 
an image in real time, where factors such as light ing and exposure can affect t he result . 
Table 5.6 shows the FPGA resources needed to implement the grayscale histogram 
on the camera. 
Table 5.6: FPGA Resources required for Histogram Generation 
Used (Total) Percentage 
Total Logic Elements 7,375 (15,408) 48% 
Total Combinational Functions 5,317 (15,408) 35% 
Total Logic Registers 4,329 (15,408) 28% 
Internal Memory Bits 418,224 (516,096) 65% 
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Figure 5.8: Histogram Output from the Grayscale Morphological Camera. (a) Orig-
inal Image of size lOOxlOO. (b) Matlab Histogram of t he Original Image. (c) Mor-
phological Camera Histogram of the Original Image. 
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Chapter 6 
Conclusions 
This thesis describes the modular, hardware implementation of grayscale morpho-
logical operators for demanding real-time applications. The long term objective of 
this research is to develop an intelligent camera that is specifically designed to sat-
isfy the real-world constraints associated with deployment on autonomous vehicles; 
e.g., real-t ime performance, low power operation , high reliability. The image sensing, 
acquisition, and processing functions of the camera must all be contained within a 
small, lightweight enclosure. The proposed intelligent camera will consist of a CMOS 
image sensor and a programmable logic device (specifically a Field Programmable 
Gate Array or FPGA ) that serves as a fast, reconfigurable hardware preprocessor. In 
t his t hesis, a number of grayscale morphological operators including erosion/ dilation , 
opening/closing, top-hat/bottom-hat transforms and edge detection have been imple-
mented on an FPGA. These operators all process data from the sensor in real-t ime. 
Morphological operators are commonly used for feature extraction and are therefore 
ideal for applications in which the role of the intelligent camera is to pick out object 
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of interest based on size and sha pe. 
Several improvements and enhancements to the hardware implementation of mor-
phological operators have been realized in this thesis. These enhancements include: 
• The hardware implementation of grayscale morphology in contrast to most real-
t ime implementations of morphological operators that are limited to binary. 
• The system is able to use (non-flat) structuring elements of arbit rary size and 
shape. 
• The morphological camera is self-contained, not having to rely on general com-
puters to provide still images or any other control data. 
• T he camera isn 't reliant on DSPs or CPUs for image processing and does all 
operations in hardware. This gives the camera the necessary processing speed 
while offering t he flexibility to modify the image processing algorithm with its 
modular design. 
• The modular based design allows the system to be scalable to accommodate 
larger structural elements. 
• Since the morphological operations are being processed faster than the image 
acquisition, t he image processing happens in real t ime. 
• In order to take full advantage of the FPGA hardware, the morphological oper-
at ions implement buffering at each stage, which facilitat es t he construction of 
a pipeline of operations. 
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6.1 Future Work 
Ult imately the intelligent camera system will be applied to t he problem of sense and 
avoid for small unmanned aerial vehicles. In the envisioned two-t iered approach, 
the FPGA-based front-end will automatically flag a region of interest in t he field-
of-view of an omnidirectional camera that is used to monitor a large area. A high-
resolut ion, narrow field-of-view camera will then be directed towards t he region of 
interest in order to verify whether a threat exists . The FPGA camera satisfies the 
requirement for high reliabili ty, low power consumption , and real-t ime performance. 
In addit ion to sense and avoid, potent ial applications of this active vision system 
for remotely piloted vehicles may include security and surveillance, exploration of 
inaccessible environments, search and rescue, event monitoring, and patrol of forest 
fires . 
Ot her research projects t hat are adopting t his approach to carry out a number of 
d igital signal processing tasks include the development of an intelligent laser scanner 
which will integrate two separate modules for object detection: an intelligent cam-
era and a 3D laser scanning system. Similar to t he active vision system described 
previously, the intelligent camera will require a number of high level feature extrac-
tion algorit hms (e.g. Fourier Descriptors , Scale Invariant Feature Transforms) to be 
implemented within t he camera itself on an FPGA. 
A list of possible fu ture developments for t he current implementation of the mor-
phological camera include: 
• Moving away from development systems and designing a custom FPGA board. 
This will give the flexib ility of designing smaller , low power solutions, by re-
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moving unnecessary hardware on current commercially available boards. 
• Improvements on the visual display circuit . The current output circuit , designed 
by Terasic, uses a 4-bit resistor network to produce t he analog video signals. 
This can be improved by replacing the resistor network with a digital to analog 
convertor (DAC) integrated circuit. This would increase the bit dept h, signal 
resolut ion , and improve the signal to noise ratio. An even better solut ion could 
be to migrate from an analog display by replacing t he VGA controller by a DVI 
or HDMI output which would be available on a higher end FPGA. 
• Replacing the serial communications with a higher data rate ethernet connec-
t ion. 
• Implementation of other image processing techniques such as segmentation and 
optical flow as required for specialized applications. 
• Incorporating external memory for larger frame sizes. 
In addit ion to these possible future developments, all aspects of the system de-
sign can be further evaluated to find better and faster solutions to handle higher 
image resolutions and faster methods of communication wit h external devices. This 
necessitates a thorough review on the entire solution to identity potential bot t lenecks. 
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